


Store Results	Х9
Execute nstructions	2X
Exe	4X
Fetch Operation	3X
Operand Address Generation	2X
Decode Dispatch	1X
Pre- Instruction Decode Decode	34
Pre- Decode	5.A
Address Read Generation Instruction	17
Address Generation	λ0

FIG. 1


					×9	
				X9	5X	
			X9	5X	X4	
		X9	2X	X X	3X	
	X9	5X	4 X	3X	2X	
X9	5X	** **	3×	2X	×	
5X	4X	3	2X	<u>×</u>	3⊀	
X4	3×	2X	¥	34	2 X	
3X	2X	×	34	2Y	1	
2X	×	3	2	_	70	
×	34	2	1	<u></u>	. I I I	
34	24	<u></u>	6	İ	i	
24	<u></u>	>0		i I		
<u></u>	70	 	 	1		
6	 	.		.		
- - 3	¥ +	X+2	e+ Y	7 + 4	N+5	
22	;		30 08	5	Z _S	
		(noito	(Instru			

Time

 $\mathcal{F}IG.2$



£1G.3



£1G. 4





FIG. 6




Pre-fetch Signal 352 Instruction A(I+17) A(I+16) 344 304 A(I+15) Conflict Detect Logic 300 A(I+14) 336~ ¥16.8 332 A(I+12) 306 328 A(I+11) 324> Jump Look-Ahead Signal 350 A(I+10) 320~ 36c ΞĮ 316> 36b 0-FLC 36 -36e nstruction Register <u>310</u> flag flago flag, flag_1 Signal to Jump Predict Block GRS,36a Instruction First Level Cache (I-FLC) A 15 Ā Instruction Pre-Fetch Controller ار 99 354

Tracking Logic 308

Queue 23**-**9

Pre-fetch Signal

A STATE OF THE STA



£16.9